Abstract-Time-domain channel characterization (TCC) for deembedding of an asymmetric fixture is introduced. Two design criteria for the design of a 2x-thru are proposed. Error sensitivity regarding a small error in the S-parameters of the 1x-fixture is analyzed with an insertion loss error-coefficient and a return loss error-coefficient. The TCC procedure, including proposed design criteria and error sensitivity, is also introduced to reduce the error in the TCC application. Three different 2x-thru structures are investigated for the verification of the two proposed design criteria and analyzed for error sensitivity. Test fixtures on a printed circuit boards are fabricated for the experimental verification.
Design Criteria and Error Sensitivity of Time-Domain Channel Characterization (TCC) for Asymmetry Fixture De-Embedding
I. INTRODUCTION
A S data rates on both single-ended and differential channels on printed circuit boards (PCBs) increase and timing error budgets become tight, de-embedding of undesired fixtures along with a channel has become more important and increasingly critical. Most high-speed I/O channels, consisting of many undesired fixtures, such as ball-pads, vias, and connectors, are inevitably included in the measured timing error. These undesired fixtures make the timing error bigger, and this small error eventually brings a system failure in the test of high-speed signals. Thus, an accurate channel model and applying it into the de-embedding procedure after the measurement is required as a signal speed on that channel goes higher. C. Yoon and A. Aflaki are with the Altera Corporation, San Jose, CA 94089 USA (e-mail: Changwook.yoon@gmail.com; aaflaki@altera.com).
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Digital Object Identifier 10.1109/TEMC.2014. 2379627 An equivalent lumped model based on a physical shape and material using a 2-D/3-D tool is the most popular and the fastest way to build the channel model [1] , [2] , [3] . This simple circuit model, consisting of a resistor, capacitor, and inductor, can be used for the simulation in time domain to predict the system budget and is applicable for de-embedding as a postprocess in frequency domain. However, the equivalent circuit model has a high accuracy only for simple shapes such as a rectangular transmission line surrounding homogeneous materials. Moreover, there is a bandwidth limitation to use. The accurate equivalent circuit model for more complicated shapes such as a ball or connector, is not easy to be modeled. Even though it is modeled, the small error in the modeling procedure eventually generates a big error after de-embedding that model.
Another popular de-embedding method is the well-known calibration SOLT and TRL [4] , [5] . The calibration procedure is easily applicable for the complicated channel including nonideal shapes which are not modeled in equivalent circuit modeling. Also, since analytical theory is very clear to understand, its useful bandwidth can be predetermined with the DUTs for the calibration. However, this calibration method has very high accuracy, only if the fixture is symmetrical and well-designed calibration DUTs are provided. If not, another procedure to remove error values at each port is necessary, and this additional postprocess easily generates a big error caused by unknown parasitic values. These parasitic values are not considerable at low frequency, but will be critical variables to amplify the error during de-embedding in the frequency domain.
A time-domain channel characterization (TCC) is one of the alternative methods for the asymmetric channel with the reflected waveform in the time domain [6] , [7] , [8] . The TCC method is only available on reciprocal and passive networks, and needs symmetry fixtures consisting of two channels to be deembedded. Since most symmetry fixtures are reciprocal and passive, the TCC method can be widely useful. However, the most difficult step in the TCC method is not the application, but the validation after the channel is estimated based on the TCC method. There is no way to know how accurate the calculated channel is, and how much the error will be amplified from the small error in the TCC method. Most research regarding the TCC method only focus on its final characterization result, compared with simulation data. This paper proposes design criteria of the symmetry pattern to avoid the error value. Also, this paper analyzes the error Fig. 1 . Calibration pattern S-parameters consisting of a 1x-fixture cascaded with its mirror image to comprise the 2x-thru that is symmetric and S 2x 11 = S 2x 22 , S 2x 21 = S 2x 12 .
sensitivity to estimate the error amplification after deembedding in the TCC procedure. Three test patterns on PCB were investigated to validate the proposed design criteria, and measured to verify the error sensitivity.
II. TIME-DOMAIN CHANNEL CHARACTERIZATION
The TCC algorithm is detailed below, using frequencydomain S-parameter measurements in a symmetric calibration pattern and a DUT.
A. Symmetric Calibration Pattern-2x-Thru
In order to apply the TCC algorithm, a 2x-thru structure consisting of a 1x-fixture pattern and its mirror image is used. If the 1x-fixture is passive and reciprocal, then S 1x 21 = S 1x 12 , but the reflection looking in at opposite ends of the 1x-fixture are different so that S 1x 11 = S 1x 22 . The S-parameter blocks are shown schematically in Fig. 1 for the construction of the calibration pattern. After cascading the 1x-fixture and its mirror image, the resulting 2x-thru structure is symmetric, and S 
Since TCC assumes that the S-parameters of the 2x-thru are known from the measurement, one more formula is necessary to calculate the S-parameters of the 1x-fixture. This is a simple algebraic formula about two equations and three unknown variable [S 
B. 1x-Fixture With TDR Waveform
In order to solve two equations with three unknown variables, TDR waveform is used as an additional way to provide one more equation. TDR waveform generally consists of an injection waveform [v + (t)] and a reflection waveform [v − (t)] in time domain, as expressed in (3), and shows discontinuity, then provides both mismatched levels along with the whole channel, as shown in Fig. 2 
Since the 2x-thru has the 1x-fixture and the mirror image of the 1x-fixture, the TDR waveform V 2x TDR from the 2x-thru is ideally symmetric by the middle point, and time delay T d2x of the 2x-thru is exactly the same with two times of time delay T d1x from the 1x-fixture. Therefore, TDR waveform V 1x TDR of the 1x-fixture can be estimated by the modification of the TDR waveform of the 2x-thru, as shown in Fig. 2 
If the impedance at the middle point is 50 Ω, the measured reflection ratio is equal to the return loss1 S 1x 11 . Based on the measured reflection ratio, three unknown variables in the Fig. 3 . Design of a 2x-thru without any discontinuity at the end of the 1x-fixture (a) and a 2x-thru with the middle trace between the 1x-fixtures with discontinuity at the end (b).
S-parameters of the 1x-fixture can be calculated as
III. DESIGN CRITERIA AND DESIGN PROCEDURE
A. Design Criteria: Discontinuity
If one end of the 1x-fixture is just the transmission line without any discontinuities, the 2x-thru is always easily composed of the 1x-fixture and the mirror image of the 1x-fixture, as shown Fig. 3(a) . However, since the 1x-fixture is usually characterized by a discontinuity element such as ball-pad, via, or ground cut, the TCC algorithm will not work if the 2x-thru directly consists of the 1x-fixture and the mirror image of the 1x-fixture, as shown in Fig. 3(a) , and eventually a huge error would occur in the calculated S-parameters of the 1x-fixture. In order to calculate the return loss1 S 1x 11 of the 1x-fixture correctly, a very short transmission line is necessary between the 1x-fixture and the mirror image of the 1x-fixture, as shown in Fig. 3(b) . This additional middle trace should not only be as short as possible, but should also long enough for the TCC algorithm.
The optimized length in the middle trace can be analyzed with two reflected waveforms occurring at discontinuities at the ends of the middle trace, as shown in Fig. 4 . If the initial waveform V in with its amplitude V 0 and rise time t r , as expressed in (9), is injected into the 2x-thru, there is no reflection before an incident waveform meets the first discontinuity
The first reflection occurs at the first discontinuity between characteristic impedance Z 0 and first input impedance Z in1 . The first input impedance expressed in (10) comes from the impedances Z S and Z P of series and parallel lumped models, due to the discontinuity and the characteristic impedance Z 1 in the middle trace. The reflection coefficient Γ, as expressed in (11), determines the first reflected waveform V ref 1 in time domain, as expressed as
The transmitted waveform after the first discontinuity also meets the second discontinuity between the middle trace and the mirror image of the 1x-fixture. The second reflected waveform V ref 2 arrives at the source after a round-trip time, that is, two times time delay T d caused by the middle trace. This middle trace gives a short-time delay on TDR-waveform to wait for the first reflected waveform to be stable, before the second reflected waveform V r 2 arrives.
A new concept of timescale T scale for the design of the 2x-thru is introduced. The voltage fluctuation caused by the first reflected waveform on the TDR waveform is going to be stable after a certain time. This certain time is defined as timescale T scale . If the voltage fluctuation is stable and the second reflected waveform had not arrived yet, the TDR waveform shows the correct impedance in the middle trace on the TDR waveform of the 2x-thru. If not, the calculated return loss1 S 1x 11 of the 1x-fixture from the modified TDR waveform in (4) has an error due to the misunderstanding of the impedance level at the middle point. Therefore, time delay of the middle trace satisfies the criteria, as expressed
Based on this criteria in (13), the optimized length of the middle trace to remove the error in return loss1 S 1x 11 of the 1x-fixture can be estimated, as expressed in (14). The length of the middle trace is basically affected by not only the timescale, but also the effective dielectric constant e eff and the velocity of light V c , A 1x-fixture with discontinuities, consisting of a lumped inductor and capacitor at the end, was investigated to see the effect of timescale from the middle trace. Both the inductor and capacitor have values 0.2 nH and 0.1 pF, respectively. The structure of the 2x-thru for TCC is shown in Fig. 5(a) . The input impedance at the first discontinuity along with the 2x-thru in the frequency domain is expressed in (15). For convenient analysis, the characteristic impedance of the middle trace is the same as that of the 1x-fixture
The unit step pulse v in has 10 ps of 10-90% rise time [t r ] and 1 V of amplitude v 0 , as expressed in (9). The first reflected waveform only caused by the first discontinuity has 24.3 ps of calculated timescale to make a stable reflection. Therefore, two times longer time delay T d , obtained from the middle trace is necessary. To validate this condition effect on the TDR waveform, three different middle traces with different time delays of 0, 5, and 15 ps, respectively, were inserted between the 1x-fixture and the mirror image of 1x-fixture. Fig. 5(b) shows three different TDR waveforms of the 2x-thru, depending on different lengths in the middle trace. The blue curve is the TDR waveform of the 2x-thru without the middle trace. Thus, it is impossible to build the TDR waveform for the 1x-fixture. On the red TDR waveform, the impedance at the middle point is not 50 Ω rather it is 40 Ω, if the middle trace is not long enough to see the impedance at the middle point. The pink TDR waveform clearly shows that the second reflected waveform arrives before the timescale, since the 15 ps time delay in the middle trace satisfies the design criteria in (14). 
B. Design Criteria 2: Passivity
Another design criteria for the 2x-thru is passivity. The magnitude of the calculated return loss2 S 
C. Design Procedure
In order to apply the TCC algorithm to the symmetric 2x-thru and get reliable S-parameters of the asymmetric 1x-fixture, an appropriate design procedure shown in Fig. 6 is necessary. First of all, 2x-thru should be designed based on the 1x-fixture and the mirror image of the 1x-fixture. Both the 1x-fixture and the 2x-thru should not only be passive, but also reciprocal. Then, it is necessary for the 2x-thru to check the two design criteria regarding discontinuity and passivity based on the calculated TDR waveform and S-parameters from the 2x-thru. If one of the two criteria fail, the 2x-thru should be redesigned till both criteria are satisfied. If the designed 2x-thru satisfies the two criteria, the modified TDR waveform for the 1x-fixture is correctly obtained to see the impedance at the middle point. The actual 
The return loss error coefficient (RLEC) represents how much the error in return loss1 S 1x 11 is amplified at return loss2 S 1x 22 , defined as 1/|S 2x 21 |, as expressed in (20). As the 2x-thru has a higher IL, the error in return loss2 S 1x 22 is much larger
On the other hand, the sensitivity of IL S 1x 21 is more complicated, as expressed in (21). Hence, the insertion loss error coefficient (ILEC) is defined as expressed in (22) 
If the channel is too lossy, two return losses from the 1x-fixture and the 2x thru are close to each other and its subtraction value approaches 0. Therefore, even though a reciprocal of the multiplication of two insertion losses in (22) has a large number; ILEC is very close to 0, if the channel is lossy. It means that the small error in return loss1 S 1x 11 is not dominantly amplified in insertion loss S 1x 21 of the 1x-fixture. Fig. 8 . Fixture A is a standard 2x-thru without criteria violations to bring errors in S-parameters of the 1x-fixture (a). Fixture B violates passivity criteria due to large IL, then |S 2x 22 /S 2x 21 | is greater than 1 at high frequency (b). Fixture C violates discontinuity criteria due to a short middle trace between the 1x-fixture (c).
IV. VERIFICATION WITH TEXT FIXTURES
The design of the 2x-thru in the TCC procedure reduces the error between S-parameters. In other words, if the 2x-thru violates one of the two design criteria in the TCC procedure, calculated S-parameters of the 1x-fixture through TCC has a huge ps T scale 7 . 34 Fig. 9 . Reflected waveform occurring at the first discontinuity behaves as a capacitor as expected and 34.7 ps of timescale T scale is necessary to see the characteristic impedance.
error. However, since the reference S-parameters do not exist in real channel characterization, there is no way to know how criteria violation affects final S-parameters of the 1x-fixture. Thus, three different 2x-thrus consisting of ideal lumped elements, as shown in Fig. 7 , were investigated to see the effect of error amplification depending on violations in design criteria. This way provides the reference S-parameters of the 1x-fixture to compare with S-parameters through TCC.
While Fixture A is a standard 2x-thru with a low IL less than the RL within all frequency ranges and optimized length of the middle trace between 1x-fixtures, both Fixture B and Fixture C violate either of the two design criteria in the TCC procedure, as shown in Fig. 8 . Fixture B has a large IL at high frequency, so the passivity violates design criteria due to |S 2x 22 /S 2x 21 | being greater than 1. Thus, S-parameters of the 1x-fixture at high frequency would become nonpassive, or have larger error amplification. On the other hand, Fixture C has a similar low IL, but shorter middle trace to fail the discontinuity criteria. In order to calculate the minimum length of the middle trace based on timescale T scale in (14), the first reflected waveform from the first discontinuity is shown in Fig. 9 . The discontinuity behaves as a capacitor, and its dip is much lower than the characteristic impedance along a line and needs 34.7 ps of timescale T scale to come back to the characteristic impedance.
Based on calculated timescale T scale , the minimum length of the middle trace should be longer than 2.86 mm, as expressed in (14). Since Fixture A, Fixture B, and Fixture C have 5, 5, and 1 mm as a length in the middle trace, respectively. While both Fixture A and Fixture B satisfy the discontinuity criteria, Fixture C has a much shorter length than the minimum length and, thus, violates the discontinuity criteria. The calculated return loss1 S TCC is not correct, if the middle trace has a shorter length than the optimized one.
In order to check the passivity criteria in the TCC procedure, |S violation in the calculated S-parameters of the 1x-fixture through TCC. The complex plane is appropriate to check the passivity criteria, as shown in Fig. 11 . Since Fixture C already violates the discontinuity criteria, only Fixture A and Fixture B were investigated. The black dot line is a unit circle to determine whether the 2x-thru violates the passivity criteria or not, and the red solid line shows the calculated |S 22 has a huge error amplification at high frequency, and then approaches the nonpassive line "0" as shown in Fig. 12(a) . In the complex plane, as the frequency goes higher, the calculated return loss2 S 1x 22 approaches the unit circle which determines the passivity violation, as shown in Fig. 12(b) . agrees only up to 64 GHz. This error comes from a small error in magnitude and phase, at the same time between calculated return loss1 S 1x 11 and simulated return loss1 S 1x 11 . As seen in Fig. 13 , error deviation in return loss2 S 1x 22 is much larger, and starts at a lower frequency than the IL.
Though calculated return loss1 S 1x 11 looks perfectly matched with the simulated return loss1, there is still a very small error between them, as shown in Fig. 14 . While the maximum error is −2.66 dB occurring at 12.2 GHz, the maximum error return loss2 S 1x 22 occurs at the end of the frequency range. As explained in error sensitivity in TCC, there are two error coefficients, RLEC and ILEC, to amplify the small error in return loss1 S 1x 11 . Based on S-parameters of Fixture A, two error coefficients are calculated, as shown in Fig. 15 . While RLEC linearly increases as frequency increases, ILEC stays at a low level within the entire frequency range. Since RLEC is always higher than 1, the dominant error amplification caused by the small error occurs at return loss2 S 1x 22 than IL S 1x 21 . As long as the fixture is passive, ILEC is always less than 1, and it never amplifies the small error in IL.
Based on the small error in return loss1 S . While RLEC linearly increases as frequency goes higher, ILEC has periodic value and its value is very low. As long as the fixture is passive, ILEC is always less than 1 and it never amplifies small error in IL S 1x 21 . Fig. 16 . Error deviation in IL S 1x 21 (a) and return loss2 S 1x 22 (b). Since RLEC is much larger than 1 in general, return loss2 S 1x 22 is much more sensitive than IL in error amplification. 1x-fixture. The middle trace between 1x-fixtures has 3, 4, 5, and 6 mm of different lengths L c . GSG 1000 μm pads at both ends were designed.
In order to check the passivity criteria for the 2x-thru, measured IL and RL are put together, as shown in Fig. 18(a) . Although both Area 1 A1 and Area 3 A3 satisfy the passivity criteria inside the unit circle, shown as a black dot circle, Area 2 A2 and Area 4 A4 are out of the unit circle. Therefore, S-parameters through TCC has high reliability only up to around 10 GHz, and the small error in return loss1 S 1x 11 will be amplified in IL S 1x 21 and return loss2 S 1x 22 . The discontinuity criteria in the TCC procedure is checked with the TDR waveform, as shown in Fig. 19 . The trace impedance at the middle point is around 45 Ω. Although at short lengths of the middle trace, such as 3 and 4 mm, the impedance at the middle point is harder to see; the length longer than 5 mm clearly represents the impedance at the middle point. Therefore, return loss1 S 1x 11 from TCC for the 1x-fixture is calculated correctly without an error amplification.
The return loss1 S 1x 11 of the 1x-fixture based on the modified TDR waveform is obtained, as shown in Fig. 20(a) . Both the measured RL and calculated RL agreed up to 20 GHz with a maximum 2-dB error, as shown in Fig. 20(b) .
Therefore, IL S agreed with a small error within 10 GHz, a huge oscillation occurs after around 10 GHz. The error between measurement and calculation at frequency lower than 10 GHz mostly comes from the small error in return loss1 S 1x 11 , as shown in Fig. 20(b) . However, the large error at frequency higher than 10 GHz is caused by not only the existing error in return loss1 S 1x 11 , but also the error amplification due to the failure of the passivity criteria. In TCC, there are two areas, the one for the reliable zone, where the 2x-thru satisfies the passivity criteria, and the other for the distrusted zone, as shown in Fig. 18 . As a result, the failure of the passivity check results in a huge error amplification after around 10 GHz in IL S 1x 21 and return loss2 S 1x 22 through TCC.
VI. CONCLUSION
A TCC algorithm for asymmetric fixture characterization was introduced. Analytical two design criteria of discontinuity and passivity, and a procedure to reduce the errors in TCC were proposed. Moreover, error sensitivity through TCC was analyzed to estimate error amplification with ILEC and RLEC. The proposed design criteria and analysis in terms of TCC were validated with a fabricated 2x-thru and 1x-fixture on a PCB through the experimental measurement. His main research interests include mathematical modeling for high-speed link path analysis, methods for checking and enforcing causality, numerical methods, and scientific computing.
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